


DQ control of Three Phase PFC Boost Converter

Tutorial – February 2025 -



How to Contact:



info@powersmartcontrol.com



www.powersmartcontrol.com

SmartCtrl Copyright © 2015-2025 Power Smart Control S.L.

All Rights Reserved.

No part of this tutorial may be reproduced or modified in any form or by any means without the written permission of Power Smart Control S.L.

Notice

Power Smart Control tutorials or other design advice, services or information, including, but not limited to, reference designs, are intended to assist designers who are developing applications that use SmartCtrl; by downloading, accessing or using any particular Power Smart Control resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this notice.

Power Smart Control reserves the right to make corrections, enhancements, improvements and other changes to its resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications with all applicable regulations, laws and other applicable requirements.

Disclaimer

Power Smart Control S.L. (PSC) makes no representation or warranty with respect to the adequacy or accuracy of this documentation or the software which it describes. In no event will PSC or its direct or indirect suppliers be liable for any damages whatsoever including, but not limited to, direct, indirect, incidental, or consequential damages of any character including, without limitation, loss of business profits, data, business information, or any and all other commercial damages or losses, or for any damages in excess of the list price for the license to the software and documentation.





General index

1. Introduction	
2. Converter design 3. Design exportation to PSIM	
Figure index	
Figure 1: Power Stage	3
Figure 2: Outer and inner loop with feedforward axis decoupling	3
Figure 3: Synchronous Reference Frame Phase-Locked Loop (SRFPLL)	4
Figure 4: Space Vector modulator (SVPWM)	4
Figure 5: SmartCtrl initial window	5
Figure 6: Alternative access to design a Three Phase PFC Boost Converter	5
Figure 7: Single-Line diagram window	6
Figure 8: Power Stage window	6
Figure 9: Current sensor window	7
Figure 10: Grid voltage sensor window	7
Figure 11: Output voltage sensor window	8
Figure 12: Modulator window	8
Figure 13: Inner current loop design	9
Figure 14: Outer voltage loop design	10
Figure 15: Phase-Locked Loop window	11
Figure 16: Phase-Locked loop design	11
Figure 17: Transient response of PLL	12
Figure 18: Input and output data reports	12
Figure 19: Exportation to PSIM button	13
Figure 20: Exportation to PSIM settings	13
Figure 21: PSIM exported system	14
Figure 22: Clock configuration in PSIM	14
Figure 23: Result of PSIM simulation	15
Figure 24: Input voltage step in PSIM	15
Figure 25: New PSIM simulation where dynamic response can be seen	16



1. Introduction

This tutorial is intended to guide you, step by step, to design the outer and inner control loop in dq axis of a Three Phase PFC Boost converter.

The selected converter for this example is the Three Phase PFC Boost converter with L filter. See Figure 1.




Figure 1: Power Stage

There are a lot of possibilities to design the control loop of the Three Phase PFC Boost converter. One of them is the conventional control using axis decoupling by means of feedforward loops as shown in Figure 2.

The inner loop regulates the current through the inductance and the outer loop regulates the output voltage.




Figure 2: Outer and inner loop with feedforward axis decoupling

The Phase-Locked Loop (PLL) is another stage to be designed in this tutorial. The PLL selected is known as Synchronous Reference Frame Phase-Locked Loop (SRFPLL).

The PLL control structure has a PI compensator and an integrator that works as VCO. See Figure 3.






Figure 3: Synchronous Reference Frame Phase-Locked Loop (SRFPLL)

Finally, space vector modulation will be chosen, which consists of generating a zero-sequence signal (ZSS). The result of this modulation is equivalent to an injection of the third harmonic. One of the possible implementations is shown in Figure 4.




Figure 4: Space Vector modulator (SVPWM)



2. Converter design

- 1. Open your SmartCtrl Software.
- 2. To begin the design of a Three Phase PFC Boost converter, click on *Three-Phase PFC Boost converter*. See Figure 5.




Figure 5: SmartCtrl initial window

- 3. It can also be accessed with:
 - a) Button 🕙
 - b) Select the corresponding option within the Design menu. See Figure 6.




Figure 6: Alternative access to design a Three Phase PFC Boost Converter



4. The first window that appears is the Single-Line diagram (SLD). See Figure 7. This window can also be accessed by clicking on button SLD. The single line diagram allows the user to configure different types of control, modulators, loads and filters.




Figure 7: Single-Line diagram window

To access the power stage window, click on the button PS.
 Complete the parameters of the plant and the click on OK. See Figure 8.




Figure 8: Power Stage window



6. To access the current sensor window, click on the button Hi. Enter the gain and bandwidth of the current sensor. See Figure 9. The "Unity Gain Feedback" checkbox calculates the inverse gain of the current sensor. Therefore, the control loop operates with actual values. Finally, click on button OK.




Figure 9: Current sensor window

7. To access the grid voltage sensor window, click on the button H_E. Enter the gain of the grid voltage sensor. See Figure 10. Finally, click on button OK.




Figure 10: Grid voltage sensor window



8. To access the output voltage sensor window, click on the button H_v. Enter the gain and bandwidth of the output voltage sensor. See Figure 11. The "Unity Gain Feedback" checkbox calculates the inverse gain of the output voltage sensor. Therefore, the control loop operates with actual values. Finally, click on button OK.




Figure 11: Output voltage sensor window

9. To access the modulator window, click on the button
Enter the peak value of the carrier signal. See Figure 12.
Finally, click on button OK.




Figure 12: Modulator window



10. To design the inner current loop, it is recommended to open the current compensator window by clicking on the button the solution map by clicking on the button the solution map by clicking on the button the button the bode diagrams by clicking on the button the bode of the current plant is displayed by clicking on the the button, the frequency response of the open-loop transfer function is displayed by clicking on the the closed-loop transfer function is displayed by clicking on the the closed-loop transfer function is displayed by clicking on the the closed-loop transfer function is displayed by clicking on the the closed-loop transfer function is displayed by clicking on the the closed-loop transfer function is displayed by clicking on the the closed-loop transfer function is displayed by clicking on the the closed-loop transfer function is displayed by clicking on the the closed-loop transfer function is displayed by clicking on the the closed-loop transfer function is displayed by clicking on the the closed-loop transfer function is displayed by clicking on the the closed-loop transfer function is displayed by clicking on the the closed-loop transfer function is displayed by clicking on the the closed-loop transfer function is displayed by clicking on the the current plant is the closed-loop transfer function is displayed by clicking on the the current plant is the




Figure 13: Inner current loop design

The bandwidth of the control loop can be adjusted by directly entering the value of the crossover frequency and phase margin or by using the solution map. In this tutorial, we select a crossover frequency equals to 7kHz and phase margin of 50°.

A remark should be done: the solution map window shows all the pairs Phase Margin – cross Over Frequency. All the ones contained in the white area will



generate a perfectly stable controller. On the contrary, if chosen in the red area the controller will almost for sure be unstable.

11. To design the outer loop, it is recommended to open the voltage compensator window by clicking on the button c. Additionally, we open the solution map by clicking on the button solution map by clicking on the button. See Figure 14. In the bode plot window, the frequency response of the voltage plant is displayed by clicking on the button, the frequency response of the open-loop transfer function is displayed by clicking on the frequency response of the closed-loop transfer function is displayed by clicking on the closed-loop transfer function is displayed by clicking on the button.




Figure 14: Outer voltage loop design

The bandwidth of the control loop can be adjusted by directly entering the value of the crossover frequency and phase margin or by using the solution map. In this tutorial, we select a crossover frequency equals to 900Hz and phase margin of 30°.

12. To access the phase-locked loop window, click on the button PLL. The bandwidth of the control loop can be adjusted by directly entering the value of the crossover frequency and phase margin or by defining the stabilization time, t_s , and the damping ratio or by defining the values of K_p and T_i . See Figure 15.






Figure 15: Phase-Locked Loop window

Another option to adjust the control loop of the PLL is to use the solution map hull in this tutorial, we select a crossover frequency equals to 100Hz and phase margin of 50°. See Figure 16.

In the bode plot window, the frequency response of the PLL plant is displayed by clicking on the G_{PLL} button, the frequency response of the open-loop transfer function is displayed by clicking on the frequency response of the closed-loop transfer function is displayed by clicking on the G_{PLL} button.




Figure 16: Phase-Locked loop design



By clicking on the button the transient response of the PLL is displayed. See Figure 17.




Figure 17: Transient response of PLL

13. Once all the control loops have been designed, the input in and output reports can be obtained. See Figure 18.




Figure 18: Input and output data reports



3. Design exportation to PSIM

To export to PSIM click on this button. See Figure 19.




Figure 19: Exportation to PSIM button

And configure the exportation. See Figure 20.

- "s-domain coefficients": the schematic and parameters of the compensator will be exported in the form of PSIM control blocks.
- "C code": the power stage and the sensing stage will be exported in the form of PSIM control blocks. The control stage and modulator will be exported in a DLL.




Figure 20: Exportation to PSIM settings

In this tutorial, we select the "s-domain coefficients" option. Then, click OK and PSIM will be automatically opened, and the simulation launched.



4. Design validation

In PSIM, the following system has been automatically created and configured by SmartCtrl. See Figure 21.




Figure 21: PSIM exported system

In this picture, all the different functional blocks have been highlighted. Ensure to configure the simulation time control as follows. Figure 22.




Figure 22: Clock configuration in PSIM

The result of the simulation is shown in Figure 23:






Figure 23: Result of PSIM simulation

As it can be seen, the output voltage is 800V, it is exactly what have been specified in SmartCtrl.

If the dynamic response of the system is to be analyzed, it would be necessary to introduce a step, for example, in the input voltage. See Figure 24.




Figure 24: Input voltage step in PSIM



The result of this new system can be seen in Figure 25.




Figure 25: New PSIM simulation where dynamic response can be seen